


Example - 3

(N)

OR x_4, x_5, x_6

operation — perform OR operation b/w x_5, x_6 and
store the result in Register x_4
→ it is a R-type instruction


Instruction format



M SIGMA
GOKULAM

Data path

(N)




- ① PC Contains address of next instruction to be executed
- ② PC places address to the address input (A) of instruction memory.
- ③ instruction memory fetch the instruction and place in read data output (RD)
- ④ Instruction or x_4, x_5, x_6 .
- ⑤ instruction bits representing x_5 (instn 19:15) connected to address input A_1 of register files.
- ⑥ instruction bits representing x_6 (instn 26:20) connected to A_2 .
- ⑦ Register file read the content of x_5 and place the content in RD_1
- ⑧ Register file read the content of x_6 and place the content RD_2 .
- ⑨ Data available at RD_1 is directly given to the one input of ALU
- ⑩ Data available at RD_2 and output of extender is connected to a multiplexer with a select line

(ALUSrc).


If $ALUSrc = 0$, then multiplier select register file output
If $ALUSrc = 1$, then select Extended immediate value.

Here register file output (RD_2) is required so $ALUSrc = 0$



⑪ ALU perform the operation b/w register file outputs RD_1 & RD_2 . Operation of ALU is decided by the ALU control signal.
ALU control signal for or operation is 011

⑫ Result of ALU write back to register x_4 . But for Lw/sw instructions result comes from data memory. For Rtype (eg: or s_4, s_5, s_6) result comes from ALU. So we use a multiplex to choose the proper result based on the type of instruction.



If $ResultSrc = 0$, Result selected from ALU
If $ResultSrc = 1$, Result selected from Data memory.

In this example, we need result of ALU so $ResultSrc = 0$

⑬ write back the ALU result in register file (x_4)
(Connect instruction bits corresponding to x_4 to A_3 and make the control signal (RegWrite) to 1)

↳ store the result in register x4.

(N)

Sample Questions – Single cycle Data path.

- ① Explain data path operation for the following instruction in a single cycle RISC processor with the help of a neat diagram.
- ① lw x4, 5(x9)
 - ② sw x5, 5(x9)
 - ③ add s4, s5, s6
 - ④ and s4, s5, s6
 - ⑤ beq, s0, s1, L1

M SIGMA
GOKULAM